資源簡(jiǎn)介
手寫的除法器IP,沒有調(diào)用vivado IP核,占用資源極少,經(jīng)測(cè)試可用...包含兩個(gè)verilog文件

代碼片段和文件信息
?屬性????????????大小?????日期????時(shí)間???名稱
-----------?---------??----------?-----??----
?????文件????????2332??2019-10-13?17:57??除法器IP\div_seq.v
?????文件????????3928??2019-10-13?17:53??除法器IP\hscalerdown_tsm_div_seq.v
?????目錄???????????0??2019-10-13?17:57??除法器IP\
-----------?---------??----------?-----??----
?????文件????????2332??2019-10-13?17:57??除法器IP\div_seq.v
?????文件????????3928??2019-10-13?17:53??除法器IP\hscalerdown_tsm_div_seq.v
?????目錄???????????0??2019-10-13?17:57??除法器IP\
評(píng)論
共有 條評(píng)論